View HY62LF16804B-SFC_683142.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HY62LF16804B Series
512Kx16bit full CMOS SRAM
Document Title
512K x16 bit 2.5V Super Low Power Full CMOS slow SRAM
Revision History
Revision No 00 History Initial Release Draft Date May.29.2001 Remark Preliminary
This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev.00 /May.2001 Hynix Semiconductor
HY62LF16804B Series
Preliminary DESCRIPTION
The HY62LF16804B is a high speed, super low power and 8Mbit full CMOS SRAM organized as 512K words by 16bits. The HY62LF16804B uses high performance full CMOS process technology and is designed for high speed and low power circuit technology. It is particularly well-suited for the high density low power system application. This device has a data retention mode that guarantees data to remain valid at a minimum power supply voltage of 1.2V. Product Voltage Speed No. (V) (ns) HY62LF16804B-C 2.3~2.7 70/85/100 HY62LF16804B- I 2.3~2.7 70/85/100 Note 1. C : Commercial, I : Industrial 2. Current value is max.
FEATURES
* Fully static operation and Tri-state output * TTL compatible inputs and outputs * Battery backup(LL/SL-part) - 1.2V(min) data retention * Standard pin configuration - 48-fBGA
Operation Current/Icc(mA) 3 3
Standby Current(uA) LL SL 20 8 20 8
Temperature (C) 0~70 -45~85
PIN CONNECTION ( Top View )
1 2 3 4 A1 A4 A6 5 A2 NC 6
A0
BLOCK DIAGRAM
ROW DECODER I/O1
SENSE AMP
A B C D E F G H
/LB
/OE A0
IO9 /UB A3 IO10 IO11 A5
/CS IO1
ADD INPUT BUFFER PRE DECODER
COLUMN DECODER
I/O8 DATA I/O BUFFER
IO2 IO3 IO4 Vcc
Vss IO12 A17 A7
MEMORY ARRAY 256K x 16
WRITE DRIVER
I/O9
BLOCK DECODER
Vcc IO13 Vss A16 IO5 Vss IO15 IO14 A14 A15 IO6 IO7
A18
I/O16
IO16 NC A18 A8
A12 A13 /WE IO8 A9 A10 A11 NC
/CS /OE /LB /UB /WE
PIN DESCRIPTION
Pin Name /CS /WE /OE /LB /UB Pin Function Chip Select Write Enable Output Enable Lower Byte Control(I/O1~I/O8) Upper Byte Control(I/O9~I/O16) Pin Name I/O1~I/O16 A0~A18 Vcc Vss NC Pin Function Data Inputs / Outputs Address Inputs Power(2.3V~2.7V) Ground No Connection
Rev.00/May. 2001
2
HY62LF16804B Series
ORDERING INFORMATION
Part No. Speed HY62LF16804B-DFC 70/85/100 HY62LF16804B-SFC 70/85/100 HY62LF16804B-DFI 70/85/100 HY62LF16804B-SFI 70/85/100 Note 1. C : Commercial, I : Industrial Power LL-part SL-part LL-part SL-part Package fBGA fBGA fBGA fBGA Temp. C C I I
ABSOLUTE MAXIMUM RATINGS (1)
Symbol VIN, VOUT Vcc TA TSTG PD TSOLDER Parameter Input/Output Voltage Power Supply Operating Temperature Storage Temperature Power Dissipation Ball Soldering Temperature & Time Rating -0.3 to Vcc+0.3 -0.3 to 3.6 0 to 70 -40 to 85 -55 to 150 1.0 260 * 10 Unit V V C C C W C * sec Remark
HY62LF16804B-C HY62LF16804B-I
Note 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and the functional operation of the device under these or any other conditions above those indicated in the operation of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect reliability.
TRUTH TABLE
/CS H X L L L /WE X X H H H /OE X X H H L /LB X H L X L H L L H L /UB X H X L H L L H L L Mode Deselected Deselected Output Disabled Output Disabled Read I/O1~I/O8 High-Z High-Z High-Z High-Z DOUT High-Z DOUT DIN High-Z DIN I/O I/O9~I/O16 High-Z High-Z High-Z High-Z High-Z DOUT DOUT High-Z DIN DIN Power Standby Standby Active Active Active
L
L
X
Write
Active
Note: 1. H=VIH, L=VIL, X=don't care(VIH or VIL) 2. UB, LB(Upper, Lower Byte enable) These active LOW inputs allow individual bytes to be written or read. When LB is LOW, data is written or read to the lower byte, I/O1 -I/O8. When UB is LOW, data is written or read to the upper byte, I/O9 -I/O16.
Rev.00/May. 2001
2
HY62LF16804B Series
RECOMMENDED DC OPERATING CONDITION
Symbol Vcc Vss VIH VIL Parameter Supply Voltage Ground Input High Voltage Input Low Voltage Min. 2.3 0 2.0 -0.3(1) Typ. 2.5 0 Max. 2.7 0 Vcc+0.3 0.6 Unit V V V V
Note : 1. VIL = -1.5V for pulse width less than 30ns
DC ELECTRICAL CHARACTERISTICS
Vcc = 2.3V~2.7V, TA = 0C to 70C / -40C to 85C Sym ILI ILO Parameter Input Leakage Current Output Leakage Current Test Condition Vss < VIN < Vcc Vss < VOUT < Vcc, /CS = VIH or /OE = VIH or /WE = VIL, /UB = /LB = VIH /CS = VIL, VIN = VIH or VIL, II/O = 0mA Cycle Time=Min,100% duty, II/O = 0mA, /CS = VIL,VIN = VIH or VIL Cycle time = 1us, 100% duty, II/O = 0mA, /CS < 0.2V, VIN<0.2V /CS = VIH or /UB=/LB= VIH, VIN = VIH or VIL /CS > Vcc - 0.2V or SL /UB=/LB > Vcc-0.2V, VIN > Vcc-0.2V or LL VIN < Vss+0.2V IOL = 0.5mA IOH = -0.5mA Min. -1 -1 Typ . Max. 1 1 Unit uA uA
Icc
Operating Power Supply Current Average Operating Current TTLStandbyCurrent
(TTL Input)
-
-
3 30 5 0.1 8 20 0.4 -
mA mA mA mA uA uA V V
Icc1 ISB ISB1
2.0
1 -
Standby Current (CMOS Input)
VOL VOH
Output Low Voltage Output High Voltage
Note : 1. Typical values are at Vcc = 2.5V, TA = 25C 2. Typical values are not 100% tested
CAPACITANCE
(Temp = 25C, f = 1.0MHz) Symbol CIN COUT Parameter Conditio n VIN = 0V VI/O = 0V Max. 8 10 Unit pF pF
Input Capacitance(Add, /CS, /WE, /UB, /LB, /OE) Output Capacitance(I/O)
Note : These parameters are sampled and not 100% tested
Rev.00/May. 2001
3
HY62LF16804B Series
AC CHARACTERISTICS
Vcc = 2.3V~2.7V, TA= 0C to 70C/ -40C to 85C, unless otherwise specified -70 -85 # Symbol Parameter Min. Max. Min. Max. READ CYCLE 1 tRC Read Cycle Time 70 85 2 tAA Address Access Time 70 85 3 tACS Chip Select Access Time 70 85 4 tOE Output Enable to Output Valid 35 40 5 tBA /LB, /UB Access Time 70 85 6 tCLZ Chip Select to Output in Low Z 10 10 7 tOLZ Output Enable to Output in Low Z 5 5 8 tBLZ /LB, /UB Enable to Output in Low Z 10 10 9 tCHZ Chip Deselection to Output in High Z 0 30 0 30 10 tOHZ Out Disable to Output in High Z 0 30 0 30 11 tBHZ /LB, /UB Disable to Output in High Z 0 30 0 30 12 tOH Output Hold from Address Change 10 10 WRITE CYCLE 13 tWC Write Cycle Time 70 85 14 tCW Chip Selection to End of Write 60 70 15 tAW Address Valid to End of Write 60 70 16 tBW /LB, /UB Valid to End of Write 60 70 17 tAS Address Set-up Time 0 0 18 tWP Write Pulse Width 50 60 19 tWR Write Recovery Time 0 0 20 tWHZ Write to Output in High Z 0 20 0 25 21 tDW Data to Write Time Overlap 30 35 22 tDH Data Hold from Write Time 0 0 23 tOW Output Active from End of Write 5 5 -10 Max. 100 100 45 100 30 30 30 25 -
Min 100 10 5 10 0 0 0 15 100 80 80 80 0 70 0 0 45 0 10
Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
AC TEST CONDITIONS
TA= 0C to 70C(Commercial)/ -40C to 85C, unless otherwise specified PARAMETER Input Pulse Level Input Rise and Fall Time Input and Output Timing Reference Level tCLZ,tOLZ,tBLZ,tCHZ,tOHZ,tBHZ,tWHZ,tOW Output Load Other Value 0.4V to 2.2V 5ns 1.1V CL = 5pF + 1TTL Load CL = 30pF + 1TTL Load
AC TEST LOADS
V TM = 2.3V
3067 Ohm D
OUT
CL(1)
3345 Ohm
Note 1. Including jig and scope capacitance
Rev.00/May. 2001
4
HY62LF16804B Series
TIMING DIAGRAM
READ CYCLE 1(Note 1,4)
ADDR tAA tACS /CS tCHZ(3) tBA /UB ,/ LB tOE tOLZ(3) tBLZ(3) tCLZ(3) Data Valid tBHZ(3) tOH tRC
/OE
tOHZ(3)
Data Out
High-Z
READ CYCLE 2(Note 1,2,4)
tRC ADDR tAA tOH Data Out Previous Data Data Valid tOH
READ CYCLE 3(Note 1,2,4)
/CS /UB, /LB
tACS tCLZ(3) Data Out Data Valid tCHZ(3)
Notes: 1. Read occurs during the overlap of a low /OE, a high /WE, a low /CS and low /UB and /or /LB 2. /OE = VIL 3. Transition is measured + 200mV from steady state voltage. This parameter is sampled and not 100% tested. 4. /CS in high for the standby, low for active /UB and /LB in high for the standby, low for active
Rev.00/May. 2001
5
HY62LF16804B Series
WRITE CYCLE 1 (1,4,8) (/WE Controlled)
tWC ADDR tWR(2) tCW /CS tAW tBW /UB,/LB tWP /WE tAS Data In High-Z tWHZ(3,7) Data Out tDW Data Valid tOW (5) (6) tDH
WRITE CYCLE 2 (Note 1,4,8) (/CS Controlled)
tWC ADDR tAS /CS tAW tBW /UB,/LB tWP /WE tDW Data In High-Z Data Valid tDH tCW tWR(2)
Data Out
High-Z
Rev.00/May. 2001
6
HY62LF16804B Series
Notes: 1. A write occurs during the overlap of a low / WE, a low /CS and low /UB and /or /LB 2. tWR is measured from the earlier of /CS, /LB, /UB, or /WE going high to the end of write cycle. 3. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied. 4. If the /CS, /LB and /UB low transition occur simultaneously with the /WE low transition or after the /WE transition, outputs remain in a high impedance state. 5. Q(data out) is the same phase with the write data of this write cycle. 6. Q(data out) is the read data of the next address. 7. Transition is measured +200mV from steady state. This parameter is sampled and not 100% tested. 8. /CS in high for the standby, low for active /UB and /LB in high for the standby, low for active
DATA RETENTION ELECTRIC CHARACTERISTIC
TA= 0C to 70C(Commercial)/ -40C to 85C Symbol Parameter Test Condition /CS > Vcc - 0.2V or /UB=/LB > Vcc-0.2V, VDR Vcc for Data Retention VIN > Vcc-0.2V or VIN < Vss+0.2V Vcc=1.5V, /CS > Vcc - 0.2V or LL /UB=/LB > Vcc-0.2V, ICCDR Data Retention Current VIN > Vcc-0.2V or SL VIN < Vss+0.2V Chip Deselect to Data tCDR Retention Time See Data Retention Timing Diagram tR Operating Recovery Time Notes: 1. Typical values are under the condition of TA = 25C . 2. tRC is read cycle time. Min 1.2 Typ Max 2.7 Unit V
0 tRC(2)
1.0 -
12 6 -
uA uA ns ns
DATA RETENTION TIMING DIAGRAM
VCC 2.3V tCDR DATA RETENTION MODE tR
VIH VDR /CS or /UB & /LB Vss /CS>Vcc-0.2V or /UB=/LB > Vcc-0.2V
Rev.00/May. 2001
7
HY62LF16804B Series
PACKAGE INFORMATION
48ball Fine Pitch Ball Grid Array Package (F)
BOTTOM VIEW
B A A1 CORNER INDEX AREA 6 A A B C D C E F G H C1/2 5 4 3 2 1
TOP VIEW
C1
B1/2
B1
SIDE VIEW
5
C
E1 E2 E SEATING PLANE A 4
r
3 D(DIAMETER)
Symbol A B B1 C C1 D E E1 E2 r
Min. 5.9 8.4 0.3 0.9 0.20 -
Typ. 0.75 3.75 6.0 5.25 8.5 0.35 1.0 0.76 0.25 -
Max. 6.1 8.6 0.4 1.10 0.30 0.08
Note 1. DIMENSIONING AND TOLERANCING PER ASME Y14. 5M-1994. 2. ALL DIMENSIONS ARE MILLIMETERS. 3. DIMENSION "D" IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER IN A PLANE PARALLEL TO DATUM C. 4. PRIMARY DATUM C(SEATING PLANE) IS DEFINED BY THE CROWN OF THE SOLDER BALLS. 5. THIS IS A CONTROLLING DIMENSION.
Rev.00/May. 2001
8
HY62LF16804B Series
MARKING INSTRUCTION
Package
H Y
Marking Example
L F 6 8 0 4 B
fBGA
c
s
s
t
y
w
w
p
x
x
x
x
x
K
O
R
Index
* HYLF6804B *c : Part Name : Power Consumption -D -S : Speed - 70 - 85 - 10 *t : Temperature -C -I : 70ns : 85ns : 100ns : Commercial ( 0 ~ 70 C) ) : Industrial ( -40 ~ 85 C ) -
: Low Low Power : Super Low Power
* ss
*y * ww *p * xxxxx * KOR Note - Capital Letter - Small Letter
: Year (ex : 0 = year 2000, 1= year 2001) : Work Week ( ex : 12 = work week 12 ) : Process Code : Lot No. : Origin Country
: Fixed Item : Non-fixed Item
Rev.00/May. 2001
9

▲Up To Search▲

Price & Availability of HY62LF16804B-SFC

	To Download HY62LF16804B-SFC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .